PDF下载 分享
[1]谢蓉芳,李子夫,叶 松.纠错模式可配置的NAND Flash BCH译码器设计[J].成都信息工程大学学报,2018,(04):353-358.[doi:10.16836/j.cnki.jcuit.2018.04.001]
 XIE Rong-fang,LI Zi-fu,YE Song.Design of Mode Configurable NAND Flash BCH Decoder[J].Journal of Chengdu University of Information Technology,2018,(04):353-358.[doi:10.16836/j.cnki.jcuit.2018.04.001]
点击复制

纠错模式可配置的NAND Flash BCH译码器设计

参考文献/References:

[1] Micheloni R,Crippa L,Marell A.Inside NAND Flash Memories[M].Springer Netherlands,2010:1-422.
[2] Lin S,Costello D J.Error Control Coding,Second Edition[M].Prentice-Hall,Inc,2004:140-165.
[3] Lin Y M,Yang C H,Hsu C H,et al.A MPCN-Based Parallel Architecture in BCH Decoders for NAND Flash Memory Devices [J].IEEE Transactions on Circuits & Systems II Express Briefs,2011,58(10):682-686.
[4] Cai Y,Haratsch E F,Mutlu O,et al.Error patterns in MLC NAND flash memory:Measurement,characterization,and analysis[C].Design,Automation & Test in Europe Conference & Exhibition.IEEE,2012:521-526.
[5] M Wang,N Deng,H Wu et al.Theory study and implementation of configurable ECC on RRAM memory[J].15th Non-Volatile Memory Technology Symposium(NVMTS),Beijing,2015:1-3.
[6] C Fougstedt,K Szczerba P Larsson-Edefors.Low-Power Low-Latency BCH Decoders for Energy-Efficient Optical Interconnects[J].Journal of Lightwave Technology,2017,35(23):5201-5207.
[7] N Lin,S Cai,X Ma.Block Markov superposition transmission of BCH codes with iterative hard-decision decoding[C].IEEE International Symposium on Information Theory(ISIT),Aachen,2017:1598-1602.
[8] Y Wu.Generalized integrated interleaving BCH codes[C].2016 IEEE International Symposium on Information Theory(ISIT),Barcelona,2016:1098-1102.
[9] P Chen,C Zhang,H Jiang,et al.High performance low complexity BCH error correction circuit for SSD controllers[C].2015 IEEE International Conference on Electron Devices and Solidv-State Circuits(EDSSC),Singapore,2015:217-220.
[10] CHEN T H,Hsiao Y Y,HSING Y T,et al.An Adaptive-Rate Error Correction Scheme for NAND Flash Memory [C].VLSI Test Symposium,2009.VTS’09.IEEE,2009:53-58.
[11] J Jung,I C Park,Y Lee.A 2.4pJ/bit,6.37Gb/s SPC-enhanced BC-BCH decoder in 65nm CMOS for NAND flash storage systems[C].2018 23rd Asia and South Pacific Design Automation Conference(ASP-DAC),Jeju,2018:329-330.
[12] D Kim,I Yoo,I C Park.Fast Low-Complexity Triple-Error-Correcting BCH Decoding Architecture[C].IEEE Transactions on Circuits and Systems II: Express Briefs,2017.
[13] H Yoo,Y Lee,I C Park.Low-Power Parallel Chien Search Architecture Using a Two-Step Approach[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2016,63(3):269-273.
[14] 蔡二龙.并行BCH编解码的快速实现方法[D].西安:西安电子科技大学,2015.
[15] B Park,J Park,Y Lee.Area-optimized Fully-flexible BCH Decoder for Multiple GF Dimensions[C].IEEE Access,2018.

相似文献/References:

[1]相博镪,凌味未,李 蠡,等.基于FPGA的RNN硬件加速架构[J].成都信息工程大学学报,2022,37(04):374.[doi:10.16836/j.cnki.jcuit.2022.04.002]
 XIANG Boqiang,LING Weiwei,LI Li,et al.FPGA-based Hardware Accelerator for RNN[J].Journal of Chengdu University of Information Technology,2022,37(04):374.[doi:10.16836/j.cnki.jcuit.2022.04.002]

备注/Memo

收稿日期:2018-03-12基金项目:国家自然科学基金资助项目(61474137)

更新日期/Last Update: 2018-03-31