PDF下载 分享
[1]刘居敬,王海时,胡诗朋.一种高速低功耗比较器设计[J].成都信息工程大学学报,2021,36(01):15-18.[doi:10.16836/j.cnki.jcuit.2021.01.003]
 LIU Jujing,WANG Haishi,HU Shipeng.Design of a High Speed and Low Power Comparator[J].Journal of Chengdu University of Information Technology,2021,36(01):15-18.[doi:10.16836/j.cnki.jcuit.2021.01.003]
点击复制

一种高速低功耗比较器设计

参考文献/References:

[1] 吕伟.用于无线传感网络的逐次逼近型模数转换器研究与实现[D].合肥:中国科学技术大学, 2013.
[2] 尹文倩.高速高精度比较器的研究与设计[D].西安:西安电子科技大学,2019.
[3] 游恒果.高速低功耗比较器设计[D].西安:西安电子科技大学,2011.
[4] 陈铖颖, 杨丽琼,王统.CMOS.模拟集成电路设计与仿真实例[M].北京:电子工业出版社,2014:19-20.
[5] 王宇杰.16Gb/s SerDes DFE中高速低功耗比较器的设计[D].北京:北京交通大学,2007.
[6] 李月梅.低功耗比较器电路研究[D].北京:北京交通大学,2007.
[7] 李林.高精度电流比较器的设计[D].天津:天津大学,2008.
[8] 毕查德 拉扎维.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003:50-150.
[9] Bakhtar SI,DaluS.Design and Implementation of Low Power Pipeline ADC[C].International Conference on Research in Intelligent and Computing in Engineering(RICE),IEEE,2018:1-4.
[10] Mustafa K,Mavrogordatos T G,Yusuf L.A hybrid CDAC-threshold configuring SAR ADC in 28nmFDSOICMOS[J].AnalogIntegrated CircuitsandSignalProcessing,2018,97(3):397-404.
[11] Xiaocui Li,Ting Zhou,Yuxin Ji,et al.A 0.35 V-to-1.0 V synthesizable rail-to-rail dynamic voltage comparator based OAI & AOI logic[J].Analog Integrated Circuits and

Signal Processing:An International Journal,2020,104(3):351-357.
[12] Jennifer A Namazy,Lucie Blais,Elizabeth B.Andrews et al.Pregnancy outcomes in the omalizumab pregnancy registry and a disease-matched comparator cohort[J].The Journal of

Allergy and Clinical Immunology,2020,145(2):122-130.
[13] James L,McCreary,Paul R.Gray.All-MOS Charge Redistribution Analog-to-Digital Conversion Techniques-Part I[J].IEEE Journal of Solid-State Circuits,1975,10(6):371-379.
[14] Pfaller M A,Flamm R K,Duncan L R,et al.Antimicrobial activity of ceftobiprole and comparator agents when tested against contemporary Gram-positive and-negative organisms collected from Europe[J].Diagnostic Microbiology & Infectious Disease,2018,91(1):77-84.
[15] Zhenwei Zhang,Yi Shan,Yemin Dong.A 16 bit 200 kS/s successive approximation register ADC with foreground on-chip self-calibration[J].IEICE Electronics Express,2020,17(10):17-27.

备注/Memo

收稿日期:2020-06-12
基金项目:四川省2018-2020年高等教育人才培养质量和教学改革资助项目(JG2018-523)

更新日期/Last Update: 2021-02-28