ZAN Zhiming,DU Yuming,YU Zhiqiang,et al.Design of 28-channel Transceiver Processing Module[J].Journal of Chengdu University of Information Technology,2022,37(03):266-269.[doi:10.16836/j.cnki.jcuit.2022.03.005]
28通道收发处理模块设计
- Title:
- Design of 28-channel Transceiver Processing Module
- 文章编号:
- 2096-1618(2022)03-0266-04
- Keywords:
- FPGA; multi-channel AD/DA; AD9371; DDS
- 分类号:
- TN792
- 文献标志码:
- A
- 摘要:
- 介绍一种基于FPGA、多通道DA/AD的阵列信号收发处理硬件结构,是目前相控阵阵列信号生成、数字波束处理的常用技术手段。与现有中频相参多级变频调制/解调技术相比,该方案采用集成式芯片AD9371,通过内置混频器及DDS技术直接产生射频信号,可减小TR组件体积,提高系统集成度,对多通道TR组件通道的工程设计有一定参考价值。
- Abstract:
- This article introduces a hardware structure of array signal receiving and sending processing based on FPGA and multi-channel DA/AD, which is a common technical means for array signal generation and digital beam processing in phased array radar. Compared with the existing IF coherent multi-level frequency conversion modulation/demodulation technology, this solution uses the integrated chip AD9371 to directly generate radio frequency signals through the built-in mixer and DDS technology, which can reduce the volume of TR components and improve system integration. It has certain reference value for the engineering design of multi-channel TR component channel.
参考文献/References:
[1] 沈俊.基于Xilinx FPGA+AD9361的软件无线电平台设计与实现[J].电子元器件与信息技术,2018(9):58-60.
[2] 张仁良.一种基于AD9371的SDR硬件平台[D].北京:中国科学院大学(中国科学院国家空间科学中心),2019.
[3] 焦喜香,吴兵,李武建,等.基于JESD204B协议的高速雷达数字接收机设计[J].信息通信,2016(6):42-44.
[4] 苏新.基于AD9361的软件无线电硬件平台的设计与实现[D].北京:北京邮电大学,2018.
[5] 张大旭.集成式收发机芯片AD9371射频系统设计[D].南京:东南大学,2018.
[6] 吕志鹏,马小兵,禹卫东.JESD204B Subclass1模式时钟设计与调试[J].电子技术应用,2018,44(4):56-60.
[7] 欧阳靖,姚亚峰,霍兴华,等.JESD204B协议中发送端同步电路设计与实现[J].电子器件,2017,40(1):118-124.
[8] 周典淼,徐晖,陈维华,等.基于JESD204B协议的数据传输接口设计[J].电子科技2015,28(10):53-60.
[9] JONATHANH.了解JESD204B链路参数[J].中国电子商情,2014(10):17-19.
相似文献/References:
[1]于天凯,王 敏,王 燚,等.基于巴特沃斯滤波算法的侧信道分析[J].成都信息工程大学学报,2020,35(01):1.[doi:10.16836/j.cnki.jcuit.2020.01.001]
YU Tiankai,WANG Min,WANG Yi,et al.Side-channel Analysis based on Butterworth Filtering Algorithm[J].Journal of Chengdu University of Information Technology,2020,35(03):1.[doi:10.16836/j.cnki.jcuit.2020.01.001]
[2]陈 龙,陈子为,朱美吉,等.基于FPGA的实时图像去雾系统[J].成都信息工程大学学报,2021,36(02):138.[doi:10.16836/j.cnki.jcuit.2021.02.002]
CHEN Long,CHEN Ziwei,ZHU Meiji,et al.Real-time Image Defogging System based on FPGA[J].Journal of Chengdu University of Information Technology,2021,36(03):138.[doi:10.16836/j.cnki.jcuit.2021.02.002]
[3]关 宇,李学华,何成君,等.一种基于以太网的多通道高压放大系统设计[J].成都信息工程大学学报,2022,37(01):28.[doi:10.16836/j.cnki.jcuit.2022.01.005]
GUAN Yu,LI Xuehua,HE Chenjun,et al.Design of a Multi-channel High Voltage Amplifier System based on Ethernet[J].Journal of Chengdu University of Information Technology,2022,37(03):28.[doi:10.16836/j.cnki.jcuit.2022.01.005]
[4]罗艺灵,杜雨洺,李一杰.基于SATA3.0的高速大容量存储系统设计[J].成都信息工程大学学报,2023,38(02):160.[doi:10.16836/j.cnki.jcuit.2023.02.006]
LUO Yiling,DU Yuming,LI Yijie.Design of High-speed Mass Storge System based on SATA3.0 Interface[J].Journal of Chengdu University of Information Technology,2023,38(03):160.[doi:10.16836/j.cnki.jcuit.2023.02.006]
备注/Memo
收稿日期:2021-05-17