ZHU Hongyu,NIE Hai.Design of Edge Trigger based on True Unidirectional Clock Positive Edge Trigger Register[J].Journal of Chengdu University of Information Technology,2024,39(06):654-659.[doi:10.16836/j.cnki.jcuit.2024.06.002]
基于真单向时钟正沿触发寄存器的边沿触发器设计
- Title:
- Design of Edge Trigger based on True Unidirectional Clock Positive Edge Trigger Register
- 文章编号:
- 2096-1618(2024)06-0654-06
- Keywords:
- TSPC; MS DFF; dynamic refresh logic; high frequency; low transmission delay
- 分类号:
- TN432
- 文献标志码:
- A
- 摘要:
- 针对锁相环电路中鉴频鉴相器(PFD)和分频器传输速度的问题,设计搭建了一种基于真单向时钟正沿触发寄存器(TSPC)的边沿触发器。实现了在1 GHz频段高速传输的功能,且结构简单、传输延迟短和功耗低等优点。传统的主从式D触发器(MS DFF)采用多个传输门和反相器级联的结构,传输延迟大且有较大的传输功耗,锁相环电路也因此受到极大的限制; 而基于TSPC的D触发器采用动态逻辑架构,将传输的数字信息储存于动态刷新逻辑中,以极简单的结构和较少的晶体管实现了信息储存和传输的功能。在仿真软件中对两种结构的DFF分别进行仿真,仿真得出所设计的TSPC DFF在500 MHz频率下传输延时为70 ps,而传统MS DFF在同样环境传输延时为120 ps,TSPC DFF较于MS DFF在高频传输下有着明显的优势。
- Abstract:
- Aiming at the problem of the transmission speed of frequency Phase detector(PFD)and frequency divider in a PLL circuit,an edge trigger based on a true unidirectional clock positive edge trigger register(TSPC)was designed and built.This structure achieves high-speed transmission in the 1 GHz frequency band and has the advantages of simple structure,short transmission delay,and low power consumption.The traditional master-slave D flip-flop(MS DFF)adopts a cascaded structure of multiple transmission gates and inverters,resulting in high transmission delay and high transmission power consumption,which greatly limits the phase-locked loop circuit; The D trigger based on TSPC adopts a dynamic logic architecture,storing the transmitted digital information in the dynamic refresh logic,and achieves the function of information storage and transmission with an extremely simple structure and fewer transistors.Two types of DFFs with different structures were simulated in the simulation software.The simulation results showed that the designed TSPC DFF has a transmission delay of 70 ps at 500 MHz,while the traditional MS DFF has a transmission delayof 120 ps in the same environment. TSPC DFF has significant advantages over MS DFF in high-frequency transmission.
参考文献/References:
[1] 胡应波,李兆麟,周润德.两种新型低时钟摆幅TSPC触发器[J].清华大学学报(自然科学版),2008(10):1643-1646.
[2] 束磊.基于28 nm工艺的高速分频器设计[D].上海:上海交通大学,2019.
[3] 罗冲.一种基于MCML和TSPC的分频器设计[D].贵阳:贵州大学,2015.
[4] N S Kumar,A Verma.An Architecture of a True Single Phase Clock D Flip-flop utilizing 45nm Technology[C],2022 Second International Conference on Advanced Technologies in Intelligent Control Environment Computing & Communication Engineering(ICATIECE),Bangalore India,2022:1-6.
[5] 刘文锋,谢朝阳.一种基于D触发器的分频电路设计[J].计量与测试技术,2020,47(8):23-25.
[6] 殷树娟.一种高性能低功耗CMOS分频器电路设计[J].北京信息科技大学学报(自然科学版),2015,30(3):15-19.
[7] 陶小妍,张海鹏,阴亚东,等.基于TSPC的4/5双模前置分频器设计[J].半导体技术,2014,39(1):33-37.
[8] 胡帅帅,周玉梅,张锋.基于E-TSPC技术的10 GHz低功耗多模分频器的设计[J].半导体技术,2016,41(2):96-101.
[9] Z Deng,A M Niknejad.The Speed-Power Trade-Off in the Design of CMOS True-Single-Phase-Clock Dividers[J],inIEEE Journal of Solid-State Circuits,2010,45(11):2457-2465.
[10] S Gupta,J Mekie.Soft Error Resilient and Energy Efficient Dual Modular TSPC Flip-Flop[J],2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems(VLSID),Delhi India,2019:341-346.
[11] V M B,P Akamanchi,V Uttarkar.Low Power Single-Phase-Clock Flip Flop[C].2023 International Conference on Advances in Electronics Communication Computing and Intelligent Information Systems(ICAECIS),Bangalore India,2023:319-326.
[12] J Shaikh,H Rahaman.High speed and low power preset-able modified TSPC D flip-flop design and performance comparison with TSPC D flip-flop[C].2018 International Symposium on Devices Circuits and Systems(ISDCS),Howrah India,2018:1-4.
[13] H Ashwini,S Rohith,K A Sunitha.Implementation of high speed and low power 5T-TSPC D flip-flop and its application[C].2016 International Conference on Communication and Signal Processing(ICCSP),Melmaruvathur India,2016:275-279.
[14] Z Tibenszky,M Kreißig,C Carta,et al.A 0.35-mW 70-GHz Self-Resonant E-TSPC Frequency Divider With Backgate Adjustment[C],in IEEE Transactions on Microwave Theory and Techniques,2022,70(4):2236-2245.
[15] Z Wang.Low-Power Redundant-Transition-Free TSPC Dual-Edge-Triggering Flip-Flop Using Single-Transistor-Clocked Buffer[C].in IEEE Transactions on Very Large Scale Integration(VLSI)Systems,2023,31(5):706-710.
[16] M S Hossain,M B Moreira,F Sandrez,et al.Low Power Frequency Dividers using TSPC logic in 28nm FDSOI Technology[C].2022 IEEE 13th Latin America Symposium on Circuits and System(LASCAS),Puerto Varas Chile,2022:1-4.
备注/Memo
收稿日期:2023-07-20
基金项目:四川省科技计划资助项目(2022YFG0003)
通信作者:聂海.E-mail:810006417@qq.com