PDF下载 分享
[1]曾 雪,郭 函,陈 功.一种用于图像采集的复合结构ADC[J].成都信息工程大学学报,2020,35(05):499-504.[doi:10.16836/j.cnki.jcuit.2020.05.003]
 ZENG Xue,GUO Han,CHEN Gong.A Composite Structure ADC for Image Acquisition[J].Journal of Chengdu University of Information Technology,2020,35(05):499-504.[doi:10.16836/j.cnki.jcuit.2020.05.003]



[1] Carlos L,Gouveia P,Choubey B,et al.On evolution of CMOS image sensors[J].International Journal on Smart Sensing and Intelligent Systems,2020,7(5):1-6.
[2] Gao Zhiyuan,Yang Congjie,Xu Jiangtao,et al.A Dynamic Range Enhanced Readout Technique with a Two-Step TDC for High Speed Linear CMOS Image Sensors[J].Sensors,2015,15(11):28224-28243.
[3] Fossum E R.CMOS image sensors:electronic camera-on-a-chip[C].IEEE,1997:1689-1698.
[4] 倪景华,黄其煜.CMOS图像传感器及其发展趋势[J].光机电信息,2008(5):33-38.
[5] El Gamal A,Eltoukhy H.CMOS image sensors[J].Circuits & Devices Magazine IEEE,2005, 21(3):6-20.
[6] Chen C,Chung Y,Chiu C,et al.6-b 1.6-GS/s flash ADC with distributed track-and-hold pre-comparators in a 0.18 μm CMOS[C].international symposium on signals,circuits and systems,2009:1-4.
[7] Lota J,Al-Janabi M,Kale I.System and Circuit Level Design and Analysis of a 16 Bit Sigma-Delta ADC for a TETRA2 Network Mobile Station Application[C].Instrumentation and Measurement Technology Conference Proceedings,2008.IMTC 2008.IEEE,2008:663-667.
[8] MaliangLiu,KaixiongLian,Yingzhou Huang,et al.A 12-bit 200MS/s pipeline ADC with 91mW power and 66dB SNDR[J].Microelectronics Journal,2017,63:104-111.
[9] Liu M Q,Harpe P,Dommele R V,et al.A 0.8V 10b 80 kS/s SAR ADC with DutyCycled Reference Generation[C].IEEE International Solid State CircuitsConference.2015:278-280.
[10] Hong H K,Kang H W,Jo D S,et al.A 2.6 b/cycle Architecture based 10 b1.7 GS/s 15.4mW 4×Time Interleaved SAR ADC with a Multistep HardwareRetirement Technique[C].IEEE International Solid State Circuits Conference.2015:470-472.
[11] Chen Y,Zhu X,Tamura H,et al.Split Capacitor DAC Mismatch Calibration in Successive Approximation ADC[J].ICE Transactions on Electronics,2010(3):295-302.
[12] Boylestod Robert L.Introductory Circuit Anaiysis[M].北京:高等教育出版社,2002.
[13] 邓红辉,汪江,周福祥.一种基于65 nm CMOS工艺的10位10 MS/s SAR ADC[J].微电子学,2017,47(3):298-303.
[14] 徐亮,代志双,谢亮,等.一种12位1 MS/s数字自校准SAR ADC[J].微电子学,2019,49(3):320-325.
[15] LYU B,LU W,YANG S,et al.A self-adaptive digital calibration technique for multi-channel high resolution capacitive SAR ASCs[C].IEEE Int Conf ASIC.Guiyang,China,2017:730-733.


基金项目:国家自然科学基金资助项目(61601065); 中国博士后基金资助项目(2017M612941)

更新日期/Last Update: 2020-10-15