LUO Yiling,DU Yuming,LI Yijie.Design of High-speed Mass Storge System based on SATA3.0 Interface[J].Journal of Chengdu University of Information Technology,2023,38(02):160-165.[doi:10.16836/j.cnki.jcuit.2023.02.006]
基于SATA3.0的高速大容量存储系统设计
- Title:
- Design of High-speed Mass Storge System based on SATA3.0 Interface
- 文章编号:
- 2096-1618(2023)02-0160-06
- Keywords:
- FPGA; SATA3.0; SRIO; RAID_0 arrays; GTH transceiver
- 分类号:
- TN914
- 文献标志码:
- A
- 摘要:
- 在通信技术快速发展的背景下,数据传输呈现速度快、容量大、带宽高的特点,为解决由此带来的数据缓存问题,设计一款基于SATA3.0协议的高速大容量存储系统。采用Xilinx-Virtex7系列XC7VX690TFFG1158作为控制核心,SRIO协议缓存前级高带宽大容量的数据,同SSD的数据通信采用SATA3.0协议,同上位机之间的数据通信采用RGMII协议。利用FPGA并行处理数据的优点,应用RAID_0阵列实现并行控制8块SSD。经实际测试,存储系统平均写入速度大于20 Gb/s,整个SSD阵列平均写入速度可达29.2 Gb/s,平均读取速度可达35.7 Gb/s,在卫星通信等高速数字信号处理领域有广泛应用前景。同时为高速大容量存储系统的设计提供一定的参考意义。
- Abstract:
- With the rapid development of communication technology,data transmission is characterized by high-speed,large-capacity and high-bandwidth,but data cache can be a problem.In order to solve this problem,a high-speed and large-capacity storage system is designed based on SATA3.0 protocol.Using Xilinx-Virtex7 series chip XC7VX690TFFG1158 as main controller,SRIO protocol is used to cache the data of Pre-device with high bandwidth and large capacity,SATA3.0 protocol is used to communicate with SSD, and RGMII protocol is used to communicate with the host computer. Taking advantage of the parallel processing characteristic of FPGA, RAID_0 array is used to realize the parallel control of 8 SSDS. The test result shows that, for the whole storage system, the average data writing speed is greater than 20 Gb/s, the average write speed of the entire SSD array can reach 29.2 Gb/s, and reading speed can reach 35.7 Gb/s. This storage system has a wide application prospect in the field of high-speed digital signal processing such as satellite communication, and it provides some reference significance for the design of high-speed and large-capacity storage system.
参考文献/References:
[1] 张德智,戴跃飞,徐今,等.一种S波段T_R组件的设计与制造[J].现代雷达,2008(2):76-78.
[2] 杨磊,宋佳音.SRIO在高速信号处理系统中的应用分析[J].信息与电脑(理论版),2019(4):94-95.
[3] Budruk R,Anderson D,Shanley T.PCI express systemarchitecture[M].Addison-Wesley Professional,2004.
[4] 白雪,王海鑫,郑桥,等.基于SATA-3.0的高速大容量嵌入式存储阵列控制器[J].电子设计工程,2018,26(10):138-143.
[5] 刘光祖,张强,仲雅莉.基于RapidIO协议的光纤通信系统设计与实现[J].电讯技术,2013,53(7):840-844.
[6] 徐玉杰,张磊.高速大容量存储系统的设计与实现[D].北京:中国科学院研究生院(空间科学与应用研究中心),2007.
[7] 张珮,王晓曼.固态硬盘SSD性能分析及RAID_0方案设计[J].微型机与应用,2016,35(6):26-28.
[8] 杨亚涛,台运娇,江先阳.SATA-3.0物理层设计与FPGA实现[J].信息技术,2019,(10):121-130.
[9] 屈涛.CompacatPCI Express体系结构技术分析[J].工业控制计算机,2006,19(11):10-12.
[10] Serial A T A.International organization:Serial ata revision 3.0[J].Gold Revision,June,2009(2).
[11] 罗桂娥,康霞.固态硬盘性能优化研究与实现[J].计算机工程与应用,2015,51(1):43-48.
[12] Woods L,Eguro K.Groundhog-a serial ata host busadapter(hba)for fpgas[C].2012 IEEE 20th International Symposium onField-Programmable Custom Computing Machines.IEEE,2012:220-223.
[13] Chang L,Ganga I.Dual speed interface between mediaaccess control unit and physical unit:U.S.Patent Application 10/851[P].2005-11-24.
[14] 多卉枫,任勇峰,武慧军.基于SRIO的数据传输设计[J].电子测量技术,2021,44(21):7-11.
[15] 孙桦栋.磁盘阵列(RAID)在医院网络信息系统中存储解决方案探讨[J].数据,2021(12):95-96.
相似文献/References:
[1]于天凯,王 敏,王 燚,等.基于巴特沃斯滤波算法的侧信道分析[J].成都信息工程大学学报,2020,35(01):1.[doi:10.16836/j.cnki.jcuit.2020.01.001]
YU Tiankai,WANG Min,WANG Yi,et al.Side-channel Analysis based on Butterworth Filtering Algorithm[J].Journal of Chengdu University of Information Technology,2020,35(02):1.[doi:10.16836/j.cnki.jcuit.2020.01.001]
[2]陈 龙,陈子为,朱美吉,等.基于FPGA的实时图像去雾系统[J].成都信息工程大学学报,2021,36(02):138.[doi:10.16836/j.cnki.jcuit.2021.02.002]
CHEN Long,CHEN Ziwei,ZHU Meiji,et al.Real-time Image Defogging System based on FPGA[J].Journal of Chengdu University of Information Technology,2021,36(02):138.[doi:10.16836/j.cnki.jcuit.2021.02.002]
[3]关 宇,李学华,何成君,等.一种基于以太网的多通道高压放大系统设计[J].成都信息工程大学学报,2022,37(01):28.[doi:10.16836/j.cnki.jcuit.2022.01.005]
GUAN Yu,LI Xuehua,HE Chenjun,et al.Design of a Multi-channel High Voltage Amplifier System based on Ethernet[J].Journal of Chengdu University of Information Technology,2022,37(02):28.[doi:10.16836/j.cnki.jcuit.2022.01.005]
[4]昝智明,杜雨洺,余志强,等.28通道收发处理模块设计[J].成都信息工程大学学报,2022,37(03):266.[doi:10.16836/j.cnki.jcuit.2022.03.005]
ZAN Zhiming,DU Yuming,YU Zhiqiang,et al.Design of 28-channel Transceiver Processing Module[J].Journal of Chengdu University of Information Technology,2022,37(02):266.[doi:10.16836/j.cnki.jcuit.2022.03.005]
[5]吕才玉,李学华,王 俊,等.基于FPGA的千通道压电陶瓷控制系统[J].成都信息工程大学学报,2024,39(03):268.[doi:10.16836/j.cnki.jcuit.2024.03.002]
LV Caiyu,LI Xuehua,WANG Jun,et al.Thousand-channel Piezoelectric Ceramic Control System based on FPGA[J].Journal of Chengdu University of Information Technology,2024,39(02):268.[doi:10.16836/j.cnki.jcuit.2024.03.002]
备注/Memo
收稿日期:2022-05-04