DUAN JianRong,NIE Hai.A 10 bit High Speed Low Power SAR ADC Design[J].Journal of Chengdu University of Information Technology,2024,39(01):13-17.[doi:10.16836/j.cnki.jcuit.2024.01.003]
10 bit高速低功耗SAR ADC设计
- Title:
- A 10 bit High Speed Low Power SAR ADC Design
- 文章编号:
- 2096-1618(2024)01-0013-05
- Keywords:
- SAR ADC; high speed; low power; capacitor splitting technique
- 分类号:
- TN402
- 文献标志码:
- A
- 摘要:
- 基于TSMC40 nm工艺,提出一种高速低功耗逐次逼近型模数转换器。设计电路采用全差分结构,基于vcm-based电容拆分技术解决先进工艺下难以设计精准VCM电平和复杂逻辑的问题,采用double-tail动态比较器实现高速和低功耗,采用TSPC触发器设计SAR逻辑进一步提高速度和降低功耗,采用异步时序,通过环路自身产生比较器时钟,不需要外接时钟信号,降低设计复杂度。在150 MHz采样频率,1.1 V电源电压,奈奎斯特的输入频率下,对该设计进行仿真,仿真结果表明,SAR ADC的ENOB=9.93 bit,SNDR=61.6 dB,SFDR=78.6 dB。
- Abstract:
- Based on the TSMC40nm process,this paper proposes a high-speed,low-power successive approximation analog-to-digital converter(ADC)with advanced circuit design features. The proposed ADC overcomes the challenges associated with precise VCM levels and complex logic in advanced processes by employing a fully differential structure and a vcm-based capacitor splitting technique.Furthermore,a double-tail dynamic comparator achieves high speed and low power consumption, while a TSPC trigger optimizes the SAR logic for speed and power. An asynchronous timing scheme generates comparator clocks through the loop itself, avoiding the need for an external clock signal and simplifying the design. Simulation results at a sampling frequency of 150 MHz, a supply voltage of 1.1 V, and an input frequency nearly the Nyquist frequency show that the SAR ADC has an ENOB of 9.93 bit, an SNDR of 61.6 dB,and an SFDR of 78.6 dB.
参考文献/References:
[1] D Cui.A 320mW 32Gb/s 8b ADC-Based PAM-4 Analog Front-End with Programmable Gain Control and Analog Peaking in 28nm CMOS[C].ISSCC,2016:58-59.
[2] Ma J, Guo Y, Li L, et al. A low power 10-bit 100-MS/s SAR ADC in 65nm CMOS[C].IEEE, International Conference on Asic. IEEE, 2011:484-487.
[3] Sauerbrey J,Schmitt-Landsiedel D,Thewes R.A 0.5V,1μW successive approximation ADC[C].Solid-State Circuits Conference,2002.Esscirc 2002.Proceedings of the,European.2002:247-250.
[4] ChunCheng Liu, Soon-Jyh Chang, Guan-Ying Huang.A,10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure[J].IEEE,2010,45(4):733-734.
[5] Wen-Lan Wu,Sai-Weng Sin,Seng-Pan U,et al.A 10-bit SAR ADC With Two Redundant Decisions and Splitted-MSB-Cap DAC Array[J].IEEE,2012:268-270.
[6] Harpe P J A,Zhou C,Bi Y,et al.A 26μW 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios[J].IEEE Journal of Solid-State Circuits,2011,46(7):1585-1595.
[7] Lin J,Hsieh C.A 0.3 V 10-bit 1.17 f SAR ADC With Merge and Split Switching in 90 nm CMOS[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2015,62(1):70-79.
[8] 朱樟明,杨银堂.低功耗CMOS逐次逼近型模数转换器[M].北京:科学出版社,2015:19-20.
[9] 谷宪. 高速低功耗小尺寸SAR ADC IP设计[D].北京:清华大学,2017.
[10] J Yuan,C Svensson.High-speed CMOS circuit technique[J] IEEE J. Solid-State Circuits,1989,24:62-70.
备注/Memo
收稿日期:2022-03-09
基金项目:四川省科技项目重点研发资助项目(2022YFG003)