ZHANG Hong,ZHANG Zhenning,YE Song.A 8 GHz Prescaler in a 0.18 μm SiGe Technology[J].Journal of Chengdu University of Information Technology,2022,37(04):392-395.[doi:10.16836/j.cnki.jcuit.2022.04.005]
一种基于0.18μm SiGe工艺的8 GHz前置分频器
- Title:
- A 8 GHz Prescaler in a 0.18 μm SiGe Technology
- 文章编号:
- 2096-1618(2022)04-0392-04
- Keywords:
- CML; prescaler:HBT; SiGe; BiCMOS
- 分类号:
- TN772
- 文献标志码:
- A
- 摘要:
- 随着无线通信技术的高速发展，对高频率高带宽的频率源需求愈加迫切。在高频大带宽频率源中，高性能的分频器是一个重要的部分。为满足高频宽带通信的应用需求，设计实现了基于电流模逻辑结构的高频宽带除8/9、16/17前置分频器。通过分析CML锁存器工作原理与性能，设计了优化参数的集合与门的CML结构D触发器、双路选择器、逻辑或门结构，并基于该D触发器、选择器、或门设计了除8/9、16/17前置分频器。前置分频器使用0.18 μm SiGe BiCMOS工艺流片并测试，测试结果表明，在3.3 V电源电压下，分频器工作频率可达20 MHz～8 GHz，带宽约8 GHz，功耗6.6 mW。与其他设计相比，设计的分频器功耗低同时还具有较高的工作频率和大的带宽。
- Abstract:
- With the rapid development of wireless communication technology,the demand for high frequency and wideband frequency sources is becoming more and more urgent.In the high frequency and wideband frequency sources,the high performance Prescaler is an important part.In order to meet the application requirements of high frequency wideband communication,a high frequency wideband prescaler 8/9 and 16/17 based on CML structure is designed and implemented in this paper.By analyzing the working principle and performance of CML latch,the CML structure D flip-flop,double selector and logic OR gate structure of optimized parameter set AND gate are designed,and based on the D flip-flop,selector and OR gate,prescaler 8/9 and 16/17 are designed.The prescaler was tested by 0.18 μm SiGe BiCMOS process.The test results show that under 3.3 V power supply voltage,the working frequency of the divider can reach 20 MHz-8 GHz,the bandwidth is about 8 GHz,and the power consumption is about 6.6 mW.Compared with other designs,the frequency divider designed in this paper has lower power consumption and higher working frequency and large bandwidth.
参考文献/References:
[1] Purohit S,Nirmal U.A Novel 8.4 GHz High Speed and Low Power Design of Programmable Divider in 180nm CMOS Technology[C].2019 2nd International Conference on Intelligent Communication and Computational Techniques(ICCT),2019:192-195.
[2] Zhou C,Zhang L,Zhang L,et al.Injection-Locking-Based Power and Speed Optimization of CML Dividers[J].in IEEE Transactions on Circuits and Systems II:Express Briefs,2011,58(9):565-569.
[3] Wu Z,Chen Z,Zhou C,et al.A 0.5-14.5GHz Frequency Divider for Wide Band Fractional-N Frequency Synthesizers[C].2021 International Conference on Microwave and Millimeter Wave Technology(ICMMT),2021:1-3.
[4] 杨靖文.应用于超宽带毫米波频率源的12-20 GHz 8/9双模分频器设计[D].南京:东南大学,2018.
[5] 阎述昱.应用于超宽带毫米波频率源的40GHz分频器研究与设计[D],南京:东南大学,2018.
[6] Maity S,Kumar Jana S.Design of a Low Power High Speed CML-Based Divide-by-5 Pre-Scaler in 180 nm Process Technology[C].2020 IEEE Applied Signal Processing Conference(ASPCON),2020:303-307.
[7] 袁博鲁.一种射频可编程N分频器的设计[J].微电子学,2012,42(1):84-86.
[8] 王永禄,杨毓军,周述涛.一种超低功耗5GHz双模预置分频器[J].微电子学,2006(5):655-658.
[9] Wang K,Ma K,Yeo K S.Low-power high-speed dual-modulus prescal-er for Gb/s applications[C].2012 IEEE Asia Pacific Conference on Circuits and Systems,2012:256-259.
备注/Memo
收稿日期:2021-11-30